

## International Journal of Engineering Researches and Management Studies A NOVEL HIGH SPEED MAC-16X16 VEDIC MULTIPLIER USING RIPPLE CARRY ADDER ON FPGA

### Vishnu Prasad Patidar<sup>\*1</sup> and Sourabh Sharma<sup>2</sup>

<sup>\*1</sup>Research scholar, Dept. of Electronics Engineering, Trinity Institute of Tech. & Research, Bhopal, Madhya Pradesh, India

<sup>2</sup>Assistant Professor, Dept. of Electronics Engineering, Trinity Institute of Tech. & Research, Bhopal, Madhya Pradesh, India

#### ABSTRACT

Vedic mathematics is one of the earliest Indian system of mathematics that was rediscovered in the early 20th century This paper proposes the design of high speed MAC-Vedic Multiplier, with the techniques of Vedic Mathematics that have been modified to get better performance using Ripple Carry adders. A high speed processor depends very much on the multiplier as it is one of the solution hardware blocks in most digital signal processing systems in addition to in general processors. Vedic Mathematics has a unique technique of calculations based on sixteen Sutras. we presents design and implementation of high speed MAC-16x16 bit Vedic multiplier architecture which is fairly different from the Conventional method of multiplication like add and shift. Further, the Verilog HDL coding of Urdhva Triyakbhyam Sutra for 16x16 bits multiplication and ripple carry adder is simulated and implemented on XilinxISE9.2i.

# **KEYWORD:-** *RIPPLE-CARRY (RC) ADDER, VEDIC-MULTIPLIER (VM), URDHAVA-TRIYAKBHYAM SUTRA, CARRY SELECT ADDER, VERILOG HDL, MULTIPLIER-ACCUMULATOR(MAC).*

### INTRODUCTION

Multiplication is an primary function in arithmetic operations based on this operations, like,Multiply and Accumulate (MAC),[5] and inner product are among some of the frequently used Computation, Intensive Arithmetic and Functions,(CIAF) at present implemented in many Digital Signal Processing(DSP), application like the convolution, Fast Fourier Transform,(FFT) [3], filtering and in microprocessors in its arithmetic and logic unit [1]. Since multiplication dominates the implementation time of a large amount DSP algorithms, so there is a need of high speed multiplier at present multiplication time is silent the dominant factor in determining the instruction cycle moment in time of a DSP chip. The require for high speed processing has been increasing as a result of getting higher computer and signal processing applications.

Advanced throughput arithmetic operations are important to complete the desired performance in many instantaneous signal and image processing applications. The main arithmetic operations in such applications are multiplication and the development of speedy multiplier circuit has been a subject of interest over decades. Dropping the time delay and power consumption are very necessary requirements for many applications. This work presents dissimilar multiplier, architectures.

In this Article a simple 16-bit digital multiplier is proposed which is based on Urdhva Triyakbhyam (Vertically & Crosswise) Sutra of the Vedic Math's. Two binary numbers (16-bit each) are multiplied with this Sutra. The most important concept of this paper is that the speed of propagation and decrease in delay of the conventional, structural design.

This paper is planned as follows. Section II describes basic line of attack of Vedic multiplication, technique. Section III describes the proposed methodology of MAC-Vedic multiplication technique with Ripple Carry adders. Section IV describes the design and implementation of MAC-Vedic multiplier module by using XilinxISE9.2i. Section V, comprise of Result and conversation in which device utilization summary and computational path delay obtain for the projected Vedic multiplier after synthesis is discussed. Finally Section VI comprises of Conclusion.

### **VEDIC MULTIPLICATION TECHNIQUE**

The utilize of Vedic mathematics is to diminish the typical calculations in conventional mathematics to very simple one. for the reason that the Vedic formulae are claimed to be based on the ordinary principles on which the human mind works. Vedic Mathematics is a line of attack of arithmetic rules that allow more capable speed implementation. It furthermore provides some effective algorithms which can be applied to different branches of engineering such as computing [2].

©InternationalJournal of Engineering Researches and Management Studies



The proposed Vedic multiplier is based on the "Urdhva Triyagbhyam" sutra (algorithm). These Sutras have been conventionally used for the multiplication of two numbers in the decimal number system. In this work, we concern the similar ideas to the binary number system to make the proposed algorithm compatible with the digital hardware. It is a universal multiplication formula applicable to all cases of multiplication. It accurately means Vertically and diagonally. It is new concept which is the production of all partial products can be done with the synchronized addition, of these partial, products. The algorithm can be generalized, for n x n bit number. Because the fractional (partial) products, and their sum are premeditated in parallel and the multiplier is independent of the clock frequency, of the processor. Due to its accepted structure, it can be easily layout in microprocessors and designers can without difficulty circumvent these problems to avoid disastrous device failures. The processing power of multiplier can easily be increased by ever-increasing the input and output data bus widths, since it has a quite a regular structure. Due to its regular structure, it can be without difficulty layout in a silicon chip. The Multiplier based on this sutra has the improvement that as the number of bits increases, gate delay and area increases very gradually as compared to other conventional multipliers[3][4][9].

#### A. Vedic Multiplier for 2X2 bit Module

The method is describe below for two, 2 bit numbers A and B where A = a1a0 and B = b1b0 as shown in Fig. 1. Initially the least significant bits,(LSB) are multiplied which gives the least significant bit of the last product (vertical). Then, the LSB, of the multiplicand is multiplied with the next higher bit of the multiplier, and added with, the product of List Significant Bit of multiplier and next higher bit of the multiplicand (crosswise). The sum give next bit of the final product and the carry is added with the partial product obtained by multiplying the most significant bits,(MSB) to give the sum and carry. The sum is the third corresponding bit and carry becomes the fourth bit of the final product.



Fig. 1 Block diagram of 2X2 Vedic Multiplier

Consider two inputs, each have 2 bits, say A1A0 and B1B0. Since output, can be of four digits, say Q3Q2Q1Q0. As per fundamental method of multiplication, result is obtained subsequent to getting partial product and performs addition.

## 

#### A1B1, A0B1

### 03 02 01 00

In basic Vedic multiplier method [5], Q0 is vertical result, of bit A0, and B0, Q1 is addition of crosswise bit multiplication like A1 & B0 and A0 and B1, and Q2 is another time vertical result of bits A1 and B1, with the carry generated, if any, from the previous addition, during Q1. Q3 output is nothing but carry generated during Q2 result. This module is recognized as 2x2 multiplier block [5, 6, 7,8].

#### \_\_\_\_\_





Fig. 2 RTL view of model 2X2 Vedic Multiplier

#### B. Vedic Multiplier of 4X4 bit Module

For higher no. of bits in input, slight adjustment is required. Separate the no. of bit in the inputs uniformly in two parts.

Assume analyze of 4x4 multiplications, like A3,A2,A1,A0 and B3,B2,B1,B0. Subsequent are the output line for the multiplication result, Q7Q6Q5Q4Q3Q2Q1Q0. Block diagram of 4x4 Vedic Multiplier is given in fig 3,[5]. Let us consider divide A and B into two parts, say A3 A2 & A1 A0 for A and B3B2 & B1B0 for B. Using the basic Vedic multiplication, taking two bit at a time and using 2 bit multiplier block[5,6,7],



Fig. 3 Algorithm for 4x4 bit Vedic Multiplier

Each block as represent above is 2x2 bits multiplier. Initial 2x2 multiplier inputs are A1 A0 and B1 B0. The end block is 2x2 multiplier by means of inputs A3, A2 and B, B2. The middle one shows two, 2x2 bits multiplier with inputs A3A2 & B1B0 and A1A0 & B3B2. So the last result of multiplication, which is of 8 bit, Q7Q6Q5Q4Q3Q2Q1Q0 [3][5]. The 4x 4 bit multiplier is structured with 2X2 bit blocks as shown in figure 4.





Fig. 4: RTL View model of 4x4 Bit Vedic Multiplier by Model Sim.

#### C. DESIGN OF 8X8 BITS VEDIC MULTIPLIER

The 8x8 bit multiplier is design by using 4X4 bit blocks as represent in figure 5. In this figure the 8 bit multiplicand A can be disintegrating into pair of 4 bits AH-AL. in the same way multiplicand B can be disintegrating into BH-BL. The 16 bit product can be written as:

P= A \* B

= (AH-AL) \* (BH-BL)

= AH \* BH + AH \* BL + AL \* BH + AL \* BL

The outputs of 4X4 bit multipliers are added accordingly to obtain the final product. Thus, in the final stage two adders are also required [8],[10],[12].

Now the fundamental building block of 8x8 bits Vedic multiplier is 4x4 bits multiplier which implemented in its basic model. For higher order multiplier implementation like 8x8 bits multiplier, the 4x4 bits, multiplier unit, s has been use as components which is P = A \* B

= (AH-AL) \* (BH-BL)

= AH \* BH+AH \* BL + AL \* BH+ AL \* BL

The outputs of 4X4 bit multipliers are addition as a outcome to obtain the ending product. Thus, in the final stage two adders are also required [5],[11],[12].

The structural modelling of any design shows fastest design [7],[9].



#### 0 1 1

### C. IMPLEMENTATION OF 16X16 BITS VEDIC MULTIPLIER

The 16X16 bit multiplier structured using 8X8 bits blocks as shown in Fig. 6. The 16 bit multiplicand A can be decomposed into pair of 8 bits AH-AL. correspondingly multiplicand B can be decomposed into BH-BL. The outputs of 8X8 bit multipliers are added for that reason to obtain the 32 bits final product. The final stage two adders are also necessary [12]. The structure of 16X16 multiplier is again obtained from the disintegration of 8X8 vedic multiplier,[5].





Fig. 6 16x16 Bits decomposed Vedic Multiplier

### MAC VEDIC MULTIPLICATION USING RIPPLE CARRY ADDER

The mac-vedic multiplier requires 4 bit, 6 bit, 12 bit, 16 bit , 24 bit adders at every stage of 2X2, 4X4, 8X8 and 16x16 multiplication. The ripple carry adder generally consists of two full adders and a multiplexer. Adding two n-bit numbers by a ripple carry adder is done with two adders (therefore two ripple carry adders) in order to complete the calculation twice, one time with the supposition of the carry individual zero and the other assuming it will be one. After the two results are designed, the correct sum, with the correct carry-out, is then selected with the multiplexer once the correct carry-in is known.



The number of bits in each Ripple carry adder block can be homogeneous, or variable. In the regular case, the most favourable delay occurs for a block size of  $\lfloor \sqrt{n} \rfloor$ . When changeable, the block size should have a delay, beginning addition inputs A and B to the carry out, identical to that of the multiplexer chain most important into it, so that the carry out is calculated now in time. The  $O(\sqrt{n})$  delay is derived from homogeneous sizing, where the perfect number of full-adder element per block is equal to the square root of the number of bits individual added, since that will give way an equal number of MUX delays.

In this paper we propose 16X16 mac-vedic multiplier using ripple Carry adders as its one of the basic component of multiplier. This will decrease the area in FPGA and also increase the performance in terms of calculation speed. It will be verified by comparing hardwired unsigned multiplier.

#### IV Design and Implementation of 16X16 MAC-Vedic multiplier using ripple carry adder

The 16X16 multiplier is implemented and simulation results were tested in XilinxISE8.2i and Model-Sim simulator. Implementation and simulation of its decomposed 8X8, 4X4, 2X2 and ripple carry adder is also done in XilinxISE8.2i.

©International Journal of Engineering Researches and Management Studies

\_\_\_\_\_



🔤 Xilinx - ISE - C: Documents and Settings Online ExamDesktop\sourabh_new\vedic\4bitmul\4bitmul\4bitmul.ise - [MAC.ngr] 📃 📃 🔀						
Pie Edt View Project Source Process Window Help						
8 🗛 🖉 🕹 8 🖞 🖞 🖉 🖉 🖉 🖉 🖉 🖉 🖉 🖉	8 🗉 🖸 🖋 🙌 🙀 🙀 🔽 🔽 🔽 🔽					
図 図 操業課業課   →   三 三 三 2   ▲ ※ ※ ※ ④ 図    ▼	12 12 4 13 14 🔀 🔠 12 14 19 12 14 19 12 14 19 12 14 19 12 14 19 12 14 19 12 14 19 14 14 14 14 14 14 14 14 14 14 14 14 14					
Sources ×						
E MAC						
q2						
a(15:0) a(15:0) a(15:0)	110)					
b(150)	etr i					
	en e					
	temp1					
The Course of Course have BT Design						
art ponices M pustaurs ( Lipianes are pestin						
Processes ×						
No flow available.						
	GND					
Re p						
V MAC.v V accumulator.v V vedic,	16x16.v 🔯 MAC.ngr					
Design Objects of Properties						
MAC	No object is selected					
temp1(0) Net	ivane Välue					
XST_GND Instance						
🚊 📋 Console 🛛 😰 Errors 🔒 Warnings 🛛 🧰 Tcl Shell 🛛 🙀 Find in Files 🛛 🏢 View by Cate	gory 🔠 View by Name					
	[1324,452]					
A start Ord mar non (1366 v7 E View ISE Collocut D) VEDIC MAC do	cy - M 🛛 Document I - Microsof 🥢 🗟 🕬 🔞 3:20 PM					

Fig. 16X16 vedic multiplier RTL and components



Fig. 16X16 vedic multiplier RTL and components





Fig. 16X16 vedic multiplier simulation result

🖾 Xilinx - ISE - C:Documents and Settings\Online Exam\Desktop\sourabh_new\vedic\4bitmul\4bitmul\4bitmul.ise - [Simulation]											
인 File Edit View Project Source Process Test Bench Simulation Window Help											
□ 🖻 🗑 🖗 🕹 😹 🖻 🗶 📨 🔍 🔎 🔎 🗶 🗶 🖉 🔕 🚬 著 🗄 🖸 🗖 🖊 🛠 🐼 🗖 🔍 🔍											
: 12 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1											
Sources X	ources X 7883										
Sources Behavic	Current Simulation		o	200		400	6	00	30	0	1000
□ 🗇 xa95*xl-** 🔷	Time. Tooo fis					<u> </u>	<u> </u>		ļļ		
B Atest1	■ <b>61</b> a(3:0)	411	(	0		χ 5	<u>X 12</u>	( 9	<u>X 1 )</u>	14	<u> </u>
⊟ ⊒test1i	<b>o</b> [] a[3]	0				_					
⊕ 🛛 L	<b>o</b> [[ a[2]	0									
😑 🖻 test2	<b>o</b> [[ a[1]	0									
B	<b>o</b> [] a[0]	1									
a testa	= 🚮 b[3:0]	4'nE	( 0	<u> </u>	<u> </u>	χ 12	<u>X 9</u>	( 1	<u> 14</u>		(at)
	<mark>o</mark> [[ b[3]	1									
B2:	<b>o</b> [  b[2]	1									
	o <mark>[]</mark> b[1]	1									
Processes X	<mark>ð[</mark> ] b[0]	0									
E tart1 . tart	= 🚮 c[7:0]	8110E	(	0		<u>X</u> 60	<u>X 108</u>	9	χ 14	98	49
a [3.0]	o[[ c[7]	0									
- 🔊 (b [3:0]	<mark>oj[</mark> c[6]	0									
- 💦 c (7:0)	o[[ c[5]	0									
■ ● UUT	o[[ c[4]	0									
	<mark>ð</mark> [] c[3]	1									
	o <mark>[]</mark> c[2]	1									
	o[] c[1]	1									
<	ð <mark>[</mark> ] ¢[0]	0									×
Erroce Sim H		<u>s</u> III s		Dure	n ar ar	s [					2
	V MALLY V acc	umulator.v	v vedic_16x16	v 🔣 MALLIN	gr 🔛 Simulatio	n					
× Simulator	is doing circu	it ini	tialization p	ocess.							-
< rinished	erreure iniciai	128010	n process.								Σ
E Console	🙆 Errors 🔒 Warnin	igs 🔂	Tcl Shel 🛛 🐹 Fin	tin Files 🔛	/iew by Category	View by N	lame 🔤 Sir	n Console - test	1		
									_		Time: 987.6 ns
🐮 start	🌀 rtl_mac.png (1366 >	7	Xiinx - ISE - C:\Do	cu 🗃 YE	DIC MAC. docx - Mi	🔮 Doci	ument1 - Micros	of		C.C.	0) 🧐 3:24 PM

Fig. 16X16 vedic multiplier with MAC simulation result

## **RESULTS AND DISCUSSION**

Simulation of MAC-16X16 vedic multiplier using ripple carry adder shows a great decrease in area and better performance in terms of calculation speed. The area delay product is also decrease but it is greater than a normal udhrava tribhakayam multiplier due to the fact that redundancy in the adder section is increased.

\_.\_...



Type of multiplier	Speed or delay in ns	Area in terms of no of slices	Area delay product		
Hardwired multiplier	105ns	1372	144060		
Vedic Multiplier	98ns	854	83692		
MAC- Vedic multiplier with ripple carry adder	80ns	1130	90400		

Table 5.1 Comparison of different multipliers performance in terms of Area and speed

## **CONCLUSION AND FUTURE WORK**

The designs of MAC-16x16 bits Vedic multiplier have been implemented on Spartan XC3S500-5-FG320 device. The calculation delay for 16x16 bits Hardwired multiplier was 110 ns and for 16x16 bits Vedic multiplier was 96 ns. The proposed mac-vedic multiplier with ripple carry adder has a delay of 80 ns only. It is therefore seen that the Vedic multipliers is faster than the conventional multipliers. The algorithms of Vedic mathematics are much more efficient than of conventional mathematics.

Vedic Mathematics, developed about 2500 years ago, gives us a clue of symmetric computation. If all those Technique effectively, implement hardware, it will decrease the computational speed drastically. Therefore, it might be likely to implement a complete ALU using all these methods using Vedic mathematics methods. Vedic mathematics is extended been known but has not been implemented in the DSP and ADSP processors employing large number of multiplications in calculating the a variety of transforms like FFTs and the IFFTs. By using these ancient Indian Vedic mathematics methods world can complete new heights of performance and quality of the cutting edge technology.

#### REFERENCES

[1] Abhijet Kumar, Dilip Kumar, et al. "Hardware Implementation of 16\*16 bit Multiplier and Square using Vedic Mathematics", Design Engineer, CDAC, Mohali, 2011.

[2] Himanshu Thapliyal, and Hamid Arabnia, "A Time-Area- Power Efficient Multiplier and Square Architecture Based On Ancient Indian Vedic Mathematics", Department of Computer Science, The University of Georgia, 415 Graduate Studies Research Center, Athens, Georgia 30602-74034, U.S.A., 2014.

[3] Harpreet Singh Dhillon et al. "A Reduced- Bit Multiplication Algorithm for Digital Arithmetics", International Journal of Computational and Mathematical Sciences 2-2 © www.waset.org Spring 2008.

[4] E Abu-Shama, M. B. Maaz, M. A. Bayoumi, "A Fast and Low Power Multiplier Architecture", The Center for Advanced Computer Studies, The University of Southwestern Louisiana Lafayette, LA 72504.

[5] Shamim Akhter, et al. "VHDL Implementation of Fast NXN Multiplier Based on Vedic Mathematics", Jaypee Institute of Information Technology University, Noida, 2013017 UP, INDIA, 2007.

[6] Douglas Densmore, etal. "Built-In-Self Test (BIST) Implementations An overview of design tradeoffs", University of Michigan EECS 579 – Digital Systems Testing by Professor John P. Hayes 01/07/2012.

[7] Himanshu Thapliyal, Saurabh Kotiyal and M. B Srinivas, "Design and Analysis of A Novel Parallel Square and Cube Architecture Based On Ancient Indian Vedic Mathematics", Centre for VLSI and Embedded System Technologies, International Institute of Information Technology, Hyderabad, 500019, India, 2005 IEEE.

[8] Shripad Kulkarni, "Discrete Fourier Transform (DFT) by using Vedic Mathematics", report, vedicmathsindia.blogspot.com, 2006.

### ©InternationalJournal of Engineering Researches and Management Studies



[9] Himanshu Thapliyal and M.B. Srinivas, "VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics", Center for VLSI and Embedded System Technologies, International Institute of Information Technology Hyderabad-500019, India.

[10]Purushottam D. Chidgupkar and Mangesh T. Karad, "The Implementation of Vedic Algorithms in Digital Signal Processing", Global J. of Engng. Educ., Vol.8, No.2 © 2004 UICEE Published in Australia.

[11] Charles Stroud, "A Designer"s Guide to Built-In Self-Test", University of North Carolina at Charlotte, ©2002 Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow, 2002.

[12] Jagatguru Swami Sri Bharati Krishna Tirthji Maharaja, "Vedic Mathematics", Motilal Banarsidas, Varanasi, India, 1986.

[13] Hsiao et al, "Design of high speed low-power 3-2 counter and 4-2 compressor for fast multipliers," IEEE Electronics Letters, vol. 34, no.4, pp. 341-343, Feb. 1998.

[14] Tiwari, Honey Durga, et al., "Multiplier design based on ancient Indian Vedic Mathematics, " Int. SoC Design Conf., 2008, vol. 2. IEEE Proc., pp. II-65 - II-68.

[15] D. Radhakrishnan, and A. P. Preethy, "Low power CMOS pass logic 4-2 compressor for high-speed multiplication," Circuits and Systems, Proc. 43rd IEEE Midwest Symp., vol. 3, pp. 1296-1298, 2010.

\_\_\_\_\_